# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





#### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/928,671	08/13/2001	Dennis M. O'Connor	INTL-0606-US (P11747)	8164
7590 07/16/2004			EXAMINER	
Timothy N. Trop		VITAL, PIERRE M		
TROP, PRUNER & HU, P.C. 8554 KATY FWY, STE 100 HOUSTON, TX 77024-1805			ART UNIT	PAPER NUMBER
			2188	

DATE MAILED: 07/16/2004

Please find below and/or attached an Office communication concerning this application or proceeding.



<del></del>		Application No.	Applicant(s)	<u> </u>			
Office Action Summary		09/928,671	O'CONNOR, DENNIS M.	$\mathcal{Y}$			
		Examiner	Art Unit				
		Pierre M. Vital	2188				
	The MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address				
Period fo	, <del>,</del>						
THE   - Exter after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed  s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on <u>07 Ju</u>	ine 2004.					
•	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.						
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
•	Claim(s) <u>1-6,8-16,18-26 and 28-30</u> is/are pend 4a) Of the above claim(s) is/are withdraw						
5)	Claim(s) is/are allowed.						
6)⊠	6)⊠ Claim(s) <u>1-6,8-16,18-26 and 28-30</u> is/are rejected.						
7)	Claim(s) is/are objected to.						
8)	Claim(s) are subject to restriction and/or	r election requirement.					
Applicati	ion Papers						
9)[	The specification is objected to by the Examine	r.					
10)⊠	The drawing(s) filed on 13 August 2001 is/are:	a)⊠ accepted or b)☐ objected	to by the Examiner.				
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).				
	Replacement drawing sheet(s) including the correct	· · · · · · · · · · · · · · · · · · ·					
11)[	The oath or declaration is objected to by the Ex	raminer. Note the attached Office	Action or form PTO-152.				
Priority (	ınder 35 U.S.C. § 119						
	Acknowledgment is made of a claim for foreign ☐ All b)☐ Some * c)☐ None of:	priority under 35 U.S.C. § 119(a)	)-(d) or (f).				
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents						
	3. Copies of the certified copies of the prior application from the International Bureau		ed in this National Stage				
* <	See the attached detailed Office action for a list		ed.				
`	see and analysis detailed emiss deficit for a not	2 2222 22					
A44.c - L	44-1						
Attachmen	ut(s) ce of References Cited (PTO-892)	4) Interview Summary	(PTO-413)				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)							
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	5) Notice of Informal F 6) Other:	ratent Application (PTO-152)				
	rademark Office						

Art Unit: 2188

#### **DETAILED ACTION**

#### Response to Amendment

- 1. This Office Action is in response to applicant's communication filed June 7, 2004 in response to PTO Office Action mailed March 16, 2004. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.
- 2. Claims 1-30 have been presented for examination in this application. In response to the last Office Action, claims 1, 6, 11, 16, 21 and 26 have been amended. Claims 7, 17 and 27 have been previously canceled. No claims have been added. As a result, claims 1-6, 8-16 and 18-30 are now pending in this application.

#### Response to Arguments

3. Applicant's arguments, see Reply to Paper No. 8, filed June 7, 2004, with respect to the rejection(s) of claim(s) 1-6, 8-16 and 18-30 under 35 USC 103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn.

However, upon further consideration, a new ground(s) of rejection is made in view of Arimilli et al (6,463,507) under 35 USC 102(e).

The newly added limitation of "implementing a "line replacement policy" introduced into the independent claims does not remove the Arimilli reference from reading upon the claims because the system recited in Arimilli provides for "a line replacement policy as detailed in column 10, lines 20-30.

Application/Control Number: 09/928,671 Page 3

Art Unit: 2188

4. Applicant's arguments filed June 6, 2004 have been fully considered but they are not persuasive. As to the remarks, Applicant asserted that the prior art of record does not teach or suggest implementing a line replacement policy.

Examiner respectfully traverses applicant's arguments for the following reasons. Examiner would like to point out that Arimilli discloses a line replacement policy when the reference employs a "least recently used (LRU)" policy in both the L1 and L2 caches as detailed in column 10, lines 20-30. It is also noted that Fig. 4 discloses the use of a L1 LRU 228 unit and a L2 LRU 232 unit for cache line replacement. The "least recently used" technique is well known in the art as a strategy employed for selecting which block or line(s) to replace. To reduce the chance of throwing out information that will be needed soon, accesses to blocks are recorded. The block replaced is the one that has been unused for the longest time. This makes use of a corollary of temporal locality: If recently used blocks are likely to be used again, then the best candidate for disposal is the least recently used. Almost all operating systems try to replace the LRU block, because that is the one least likely to be needed. Thus, it can be clearly seen that the system of Arimilli discloses implementing a line replacement policy in the cache as claimed by applicant.

Art Unit: 2188

#### Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 6. Claims 1-2, 5, 8, 11, 12, 15, 18, 21-22, 25 and 28 are rejected under 35 U.S.C. 102(e) as being anticipated by Arimilli et al. (US6,463,507).

As per claim 1, Arimilli discloses a method comprising defining a multilevel cache [e.g., L1 and L2; col. 8, lines 19-21] including a core having relatively faster components [L1 cache is faster since it is closest to processor core; col. 8, lines 19-21; col. 9, lines 47-50]; and a region including relatively slower components [directory of the lower level (L2) cache, L2 cache is slower than L1 cache; col. 5, line 32; L1 cache is composed of high-speed components, L2 cache can store a much larger amount of information and encounters a longer access penalty than the L1 cache; col. 2, lines 34-46]; and implementing a line replacement policy in said region [L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232; Fig. 4; col. 10, lines 20-30].

As per claim 2, Arimilli discloses managing the core from a level 2 cache [upper level cache in the core is updated by searching lower level (L2) cache directory; col. 5, lines 30-33].

As per claim 5, Arimilli discloses using a write-through core cache [L1 cache may be a store-through cache; col. 10, lines 62-63].

Art Unit: 2188

As per claim 8, Arimilli discloses handling a core cache miss by passing the details of the access to said region [if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem; col. 8, lines 43-49].

As per claim 11, Arimilli discloses an article comprising a medium storing instructions [L1 instruction cache 254; Fig. 5] that enable a processor based system to define a multilevel cache [e.g., L1 and L2; col. 8, lines 19-21] including a core having relatively faster components [L1 cache is faster since it is closest to processor core; col. 8, lines 19-21; col. 9, lines 47-50; L1 cache is composed of high-speed components; col. 2, lines 34-46]; and a region including relatively slower components [directory of the lower level (L2) cache, L2 cache is slower than L1 cache; col. 5, line 32; L2 cache can store a much larger amount of information and encounters a longer access penalty than the L1 cache; col. 2, lines 34-46]; and implementing a line replacement policy in said region [L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232; Fig. 4; col. 10, lines 20-30].

As per claim 12, Arimilli discloses managing the core from a level 2 cache [upper level cache in the core is updated by searching lower level (L2) cache directory; col. 5, lines 30-33].

As per claim 15, Arimilli discloses using a write-through core cache [L1 cache may be a store-through cache; col. 10, lines 62-63].

As per claim 18, Arimilli discloses handling a core cache miss by passing the details of the access to said region [if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem; col. 8, lines 43-49].

Page 6

Application/Control Number: 09/928,671

Art Unit: 2188

As per claim 21, Arimilli discloses a processor [*CPU 150*; Fig. 3]; a multilevel cache [*e.g., L1 and L2*; col. 8, lines 19-21] including a core having relatively faster components [*L1 cache is faster since it is closest to processor core*; col. 8, lines 19-21; col. 9, lines 47-50]; and a region including relatively slower components [*directory of the lower level (L2) cache, L2 cache is slower than L1 cache*; col. 5, line 32]; and said region to implement a line replacement policy [*L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232*; Fig. 4; col. 10, lines 20-30].

As per claim 22, Arimilli discloses managing the core from a level 2 cache [upper level cache in the core is updated by searching lower level (L2) cache directory; col. 5, lines 30-33].

As per claim 25, Arimilli discloses using a write-through core cache [L1 cache may be a store-through cache; col. 10, lines 62-63].

As per claim 28, Arimilli discloses handling a core cache miss by passing the details of the access to said region [if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem; col. 8, lines 43-49].

Application/Control Number: 09/928,671 Page 7

Art Unit: 2188

#### Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 6, 16 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli et al. (US6,463,507) and Cheriton (US5,893,155).

As per claims 6, 16 and 26, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli does not specifically teach performing virtual to physical translation in said region as recited in the claim.

Cheriton discloses performing virtual to physical translation in a slower region of cache memory to allow writeback of a virtually addressed cache (col. 15, lines 4-11). Since the technology for implementing virtual to physical translation in a slower region of cache memory was well know and since performing virtual to physical translation in a slower region of cache memory to allow writeback of a virtually addressed cache, an artisan in the art would have been motivated to implement virtual to physical translation in a slower region of cache memory in the system of Arimilli. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use virtual to physical translation in a slower region of cache memory because it was well known to benefit by allowing writeback of a virtually addressed cache.

Art Unit: 2188

9. Claims 3, 4, 9-10, 13, 14, 19-20, 23, 24 and 29-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli et al. (US6,463,507) and Wu (US5,668,968).

As per claims 3, 13 and 23, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli does not specifically teach using a virtual address to index the core to avoid the need for an address translation mechanism as recited in the claims.

Wu discloses using a virtual address to index the core to avoid the need for an address translation mechanism [portion of the virtual address is used to index the L1 cache, and L1 cache uses a real pointer to point to the corresponding line in L2 cache; col. 6, lines 52-56; lines 66-67].

It would have been obvious to one of ordinary skill in the art, having the teachings of Arimilli and Wu before him at the time the invention was made, to modify the system of Arimilli to include using a virtual address to index the core to avoid the need for an address translation mechanism because it was well known to (1) reduce the cache coherence complexity in the system because the real, lower level cache always include the lines in the virtual, upper level cache [col. 6, lines 40-45] and (2) modify the L1 cache with limited overhead because the needed information can be quickly accessed [col. 6, lines 49-51] as taught by Wu.

As per claims 4, 14 and 24, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. Arimilli further discloses placing functions relating to

Art Unit: 2188

valid bits in the core [one state bit, valid/invalid is provided; col. 10, lines 61-64]. However, Arimilli does not specifically teach placing functions relating to tags as well as the data itself in the core as recited in the claims.

Wu discloses placing functions relating to tags as well as the data itself in the core [the remainder of the virtual address becomes a virtual address tag stored in L1 cache directory to indicate whether the corresponding line of data is stored in L1; col. 6, line 51 – col. 7, line 3].

It would have been obvious to one of ordinary skill in the art, having the teachings of Arimilli and Wu before him at the time the invention was made, to modify the system of Arimilli to include placing functions relating to tags as well as the data itself in the core; because it was well known to (1) reduce the cache coherence complexity in the system because the real, lower level cache always include the lines in the virtual, upper level cache [col. 6, lines 40-45] and (2) modify the L1 cache with limited overhead because the needed information can be quickly accessed [col. 6, lines 49-51] as taught by Wu.

As per claims 9, 19 and 29, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli does not specifically teach enabling said region to use a memory translation mechanism to determine the physical address and attributes of the access as recited in the claims.

Art Unit: 2188

Wu discloses enabling said region to use a memory translation mechanism to determine the physical address and attributes of the access [TLB generates real address which comprises a 20-bit real page number and a 12-bit offset; col. 10, lines 39-43].

It would have been obvious to one of ordinary skill in the art, having the teachings of Arimilli and Wu before him at the time the invention was made, to modify the system of Arimilli to include enabling said region to use a memory translation mechanism to determine the physical address and attributes of the access because it was well known to (1) reduce the cache coherence complexity in the system because the real, lower level cache always include the lines in the virtual, upper level cache [col. 6, lines 40-45] and (2) modify the L1 cache with limited overhead because the needed information can be quickly accessed [col. 6, lines 49-51] as taught by Wu.

As per claims 10, 20 and 30, Arimilli discloses checking to see if the requested data is in a storage associated with said region [if the requested data is present in L2 cache; col. 9, lines 19-23].

#### Conclusion

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2188

Page 11

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-5839. The examiner can normally be reached on Mon-Fri, 8:30 am - 6:00 pm, alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2188

Page 12

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

July 14, 2004

Pierre M. Vital Examiner Art Unit 2188